One of the principal applications of monolithically integrated micromechanicallmicroelectronic systems has been accelerometers for automotive applications. As integrated MEMS/CMOS technologies such as those developed by U.C. Berkeley, Analog Devices, and Sandia National Laboratories mature, additional systems for more sensitive inertial measurements will enter the commercial marketplace. In this paper, we will examine key technology design rules which impact the performance and cost of inertial measurement devices manufactured in integrated MEMS/CMOS technologies. These design parameters include: 1) Minimum MEMS feature size, 2) Minimum CMOS feature size, 3) Maximum MEMS linear dimension, 4) Number of mechanical MEMS layers, and 5) MEMS/CMOS spacing. In particular, the embedded approach to integration developed at Sandia will be examined in the context of these technology features. Presently, this technology offers MEMS feature sizes as small as 1 tim, CMOS critical dimensions of 1 .25 j.tm, MEMS linear dimensions of 1000 m, a single mechanical level ofpolysilicon, and a 100 tm space between MEMS and CMOS.
INTRODUCTION
Modem precision guided munitions that use an inertial measurement unit (IMU) for guidance and control typically rely on the Global Positioning System (GPS) to aid the navigator in removing guidance errors. This marriage of an IM1J and a GPS receiver is referred to as a GPS-Aided Inertial Navigation System (GPSITNS). In an environment where the GPS signal is jammed and lost, the IMU will continue to provide input into the munition navigator. However, the navigator's uncorrected errors will grow with time as a function of the IMU quality. Generally, it is accepted that in order to maintain terminal accuracy in a GPS jamming environment, an IMU must contain rotation sensors (gyroscopes) with drift rates of 1 -1 0 degrees per hour, and acceleration sensors (accelerometers) with null bias terms of 200 -1000 micro-g.
The cost, size, and ruggedness of IMUs of this quality have limited their use to (comparatively) expensive ordinance, such as the Joint Direct Attack Munition (JDAM), and the Joint Standoff Weapon (JSOW). Widespread use of GPS-Aided Inertial Navigation Systems would be enabled if a very small, lightweight, inexpensive, and rugged IMU could be fabricated. Silicon microeletromechanical systems (MEMS) is an extremely promising technology that has the potential to achieve these IMU goals. Since inertial sensor cost is typically the primary cost in the production of IMUs, those using MEMS inertial sensors would experience a sharp drop in cost.
The advent of small, rugged, lightweight, and inexpensive inertial navigators would enable the integratation of these devices into mass produced munitions, such as artillery shells or small gravity bombs. With a GPS/INS on board, weapon accuracy would improve to essentially GPS accuracy (10 meters circular error precision). This would greatly improve weapon effectiveness and reduce collateral damage.
Though the fmal goal of this effort is to develop a MEMS IMU which can be used in a munition, there are a range of applications in which MEMS IMUs of lower quality can be used. As shown in 
MONOLITHIC INTEGRATION OF MICROELECTRONICS AND MICROMECHANICS
Recently, a great deal of interest has developed in manufacturing processes that allow the monolithic integration of MicroElectroMechanical Structures (MEMS) with driving, controlling, and signal processing electronics. This integration promises to improve the performance of micromechanical devices as well as the cost of manufacturing, packaging, and instrumenting these devices by combining the micromechanical devices with an electronic sub-system in the same manufacturing and packaging process. For example, Analog Devices has developed and marketed an accelerometer which illustrates the viability and commercial potential ofthis integration. They accomplished this task by interleaving, combining, and customizing their manufacturing processes which produce the micromechanical devices with the processes that produce the electronics. In another approach, researchers at Berkeley3 have developed a modular integrated approach in which the aluminum metallization of CMOS is replaced with tungsten to enable the CMOS to withstand subsequent high-temperature micromechanical processing. The results of Sandia's implementation of Berkeley's CMOS-first approach have previously been presented. 4 In order to maintain the modularity of the Berkeley approach but overcome some of the manufacturing challenges of their CMOS-first approach, Sandia National Laboratories has developed a MEMS-first process. This process places the micromechanical devices in a shallow trench, planarizes the wafer, and seals the micromechanical devices in the trench. These wafers with the completed, planarized micromechanical devices are then used as starting material for a conventional CMOS process. This technique is equally applicable to other microelectronic device technologies such as bipolar or BiCMOS. In our facility, both 2 im and 0.5 jm CMOS technologies on 6 inch wafers are available; the 2 im process is being used as the development vehicle for the integrated technology. Since this integration approach does not modify the CMOS processing flow, the wafers with the subsurface micromechanical devices can also be sent to a foundry for microelectronic processing. Furthermore, the topography of multiple polysilicon layers does not complicate subsequent photolithography. A high-temperature anneal is performed after the devices are embedded in the trench prior to microelectronics processing. This anneal stress-relieves the micromechanical polysilicon and ensures that the subsequent thermal budget ofthe microelectronic processing does not affect the mechanical properties ofthe polysilicon structures. This anneal can affect the doping profile of commonly used epitaxial starting material; however, this effect can be easily addressed by increasing the epitaxial layer thickness ofthe starting material.
THE EMBEDDED MEMS PROCESS
Sandia's MEMS-first process has been described previously in more detail.5 Figure 1 is a schematic cross-section of the integrated technology. First, alignment marks are etched onto the surface of wafer in order to provide reference locations for subsequent processing. A shallow trench (-6 tm for the single-level polysilicon structures described here) is etched in (100) silicon wafers using an anisotropic etchant. The alignment marks from the top surface of the wafer are used as references to generate another set of alignment marks on the bottom surface of the trench.
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A silicon nitride film is deposited to form a dielectric layer on the bottom of the trench. Multiple layers of polysilicon and sacrificial oxide and are then deposited and patterned in a standard surface micromachining process.
Polysilicon studs provide contact between the micromechanical devices and the CMOS; the depth of the trench is sized so that the top of the polysilicon stud lies just below the top of the trench. The shallow trenches are then filled with a series of oxide depositions optimized to eliminate void formation in high-aspect-ratio structures. The wafer is subsequently planarized with chemical-mechanical polishing (CMP). The entire structure is annealed to relieve stress in the structural polysilicon and sealed with a silicon nitride cap. At this point, conventional CMOS processing is performed. The backend of the process requires additional masks to open the nitride cap over the micromechanical layer prior to release of the micromechanical structures.
Photoresist is used as a protection layer over the exposed aluminum bond pads during the release process. The slow etching of the undoped, densified glasses used as sacrificial layers and the ability of this photoresist to withstand long, HFbased etches are presently a factors that impose limits on the design rules used for spacing of release access holes in the structure. This integration process is not limited to the single-level polysilicon process described here. This process can be used with more intricate micromechanical processes such as the three-level polysilicon technology previously developed at ','.* r*"*1 ucture in a trench. The trench
INERTIAL SENSORS
One of the principal commercial products utilizing surface-micromachining is inertial sensors as illustrated by Analog Devices' ADXL15O7 and Motorola's XMMAS4OGWB8. These accelerometers fmd their primary application as airbag-deployment sensors in the automobiles, but are also being used as tilt sensors or shock sensors. (In the following discussion, please note the use ofg for the unit ofEarth acceleration and the word gram for mass). The Motorola device is a +1-40g (full scale) single-axis accelerometer with a noise floor of 400 mg (400 Hz bandwidth, peak) and has an analog output.8 The Analog Device accelerometer is available as either a single-(ADXLI5O) or dual-axis device (ADXL25O), has a +1-50g frill scale output, an analog output, and a noise floor of 10 mg (100 Hz bandwidth, rms).7 It should be noted that the use ofpeak vs. rms noise specifications along with the difference in bandwidth specifications on each device do not lead to a direct comparison between the devices.
The application of these types of accelerometers to inertial measurement units is limited by the need to manually align and assemble them into three-axis systems, the resulting alignment tolerances, their lack of on-chip A/D conversion circuitry, and their lower limit of sensitivity. In order to overcome some of these limitations, a three-axis, force-balanced accelerometer was designed at U.C. Berkeley9 and fabricated at Sandia with the integrated MEMS/CMOS described earlier in this paper. As reported by Lemkin9, this +1-25g accelerometer demonstrated an in-plane axis rms noise floor of 110 tg/IHz and an 84dB dynamic range at 100 Hz bandwidth. This performance significantly expands the number of applications for surface micromachined accelerometers, but could still use further improvement in order to meet additional application requirements. Additional micromachined inertial components are also being built in the Sandia technology such as the resonant accelerometers of Roessig'°, the dual-axis (in-plane) rate gyro of Juneau' ' , the Z-axis (out-of-plane) rate gyro of Clark'2, and the high-shock accelerometer of Davies'3. The most direct comparison for devices manufactured in this technology are devices manufactured in Analog Devices' interleaved MEMS/BiCMOS process such as the ADXL25O or the ADXLO5 (+1-5g full scale, 0.6 mg mis noise floor at 100 Hz bandwidth). The smaller dynamic range and higher noise floor of these devices as compared to Lemkin's device is indicative ofthe limitations ofthe Analog technology such as its 3 .tm critical dimensions for its BiCMOS process, the use of diffused interconnects between the MEMS and the BiCMOS, and the stress-limitations to proof mass size for interleaved processes.
CRITICAL TECHNOLOGY FEATURES
In pushing the design limits of surface micromachining integrated with controlling electronics, particular features of technologies are critical to one's ability to design sensitive, robust, high dynamic range inertial sensors. Figure 4 illustrates some of these critical technology features for the integrated MEMS/CMOS technology described previously in this paper along with a roadmap for their progression and the first-order benefits of technology progression in that area. This figure uses CMOS as an example of the controlling microelectronic technology, but progressions in figures of merit for other 
CONCLUSIONS
A modular, MEMS-first integrated technology has been applied to inertial sensing applications. Differentiating features of this technology which aid the development of robust, high-dynamic range, low noise floor inertial sensors are the comparitively fme critical dimensions of the technology's CMOS, the use of dielectrically isolated interconnects between MEMS and the CMOS, and the large proof masses enabled by large, ultra-flat polysilicon structures. The features critical to the continued development of advanced inertial sensors for this and similar integrated technologies are fmer microelectronic critical dimensions, fmer MEMS critical dimensions, multi-layer MEMS, larger MEMS, and closer coupling of MEMS with the controlling electronics.
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